Abstract-The Class-E power amplifier is widely used because of its high efficiency, resulting from switching at zero voltage and zero slope of the switch voltage. In this paper, we extend our general analytical solutions for the Class-E power amplifier to the ideal single-ended Variable Slope Class-E (Class-EV S) power amplifier which is switching at zero voltage but not necessarily at zero slope. It is shown that a Class-EV S power amplifier can have higher tolerance to switch (transistor) output capacitance compared to the normal Class-E power amplifier; this higher tolerance can be exchanged for higher drain efficiency. The presented design equations for Class-EV S power amplifiers give more degrees of freedom in the design and optimization of switching RF power amplifiers.
I. INTRODUCTION
Many different aspects of the Class-E power amplifier (PA) have been extensively studied in the last three decades [1] - [5] . The ideal Class-E PA features zero-level and zero-slope switching which results in high efficiency. The reportedly "sub-optimum operation" with non-zero slope switching [2] is hardly used because of its believed inferior performance [1] . In this paper, the non-zero slope switching Class E PA will be referred to as Variable Slope Class-E (Class-E V S ) PA.
Analyses of the Class-E V S PA are presented in [1] and in [3] . In [1] , it is shown that an RF-choke (infinite impedance) Class-E V S PA has a slightly larger tolerance to switch (transistor) output capacitance (≈ 10% more) compared to the conventional Class-E PA with an RF-choke. In [3] , an iterative design procedure is presented to design a Class-E V S PA.
It is well-known that using a finite dc feed inductance instead of an RF-choke in Class-E has benefits [3] , [4] including:
• a reduction in overall size and cost • a higher load resistance for the same supply voltage and output power; this typically yields more efficient output matching networks • larger switch parallel capacitor C (Fig.1a) for the same supply voltage, output power and load. This enables higher drain efficiency or higher frequency of operation. This paper presents an analysis and some discussions on Class-E V S PAs with finite dc-feed inductance to combine the increased tolerance to e.g. capacitances of Class-E V S with the advantages of using finite dc-feed inductances. The analysis in this paper is based on closed form expressions like the ones presented in [4] for Class-E PA. As a result of the analysis, analytical design equations are presented showing the relation between the design parameters. It is shown in this paper that Class-E V S with finite dc-feed inductance can have very high tolerance to switch (transistor) output capacitance (≈ 110% more than Class-E with finite-dc feed inductance and ≈ 680% more than Class-E with RF-choke); which allows using large transistors hence yields higher drain efficiency than conventional Class-E PAs. Besides, the switch voltage of the Class-E V S PA for negative turn-on slopes resembles to a halfsinusoid having less higher harmonics and lower peak value than that in a conventional Class-E PA which is beneficial for e.g. filtering, reliability.
II. ANALYSIS OF CLASS-E V S POWER AMPLIFIER
A single ended switching PA topology is given in Fig.1 . If the correct input parameters and the circuit element values are chosen, the circuit properly operates as a Class-E PA by satisfying the following conditions (1) and (2) [2] , [1] :
where ωV DD k is the slope of V C (t) at the moment the switch is closed; for conventional Class-E operation k = 0. However, in Class-E V S operation k is a real value that can be selected freely and therefore gives a degree of freedom in the design of a Class-
relates circuit element values and operating conditions such as supply voltage, operating frequency and output power for the switching PA in Fig.1a . In [4] , an analytical solution is given that enables infinitely many ideal Class-E realizations, to be selected by one parameter q = 1/(ω √ LC). The expressions for the elements in the design set K are given in Table 1 ; the values of the elements (as a function of q) are presented in [4] for conventional Class-E operation. 
In this paper, the analytical solution in [4] is extended to cover Class-E V S PAs as well. Therefore, an analytical solution for the design set K is derived which also allows a non-zero slope of the switch voltage at the turn-on moment of the switch; the slope is here defined by the value for k. This section presents the derivation of the design set K for Class-E V S PAs.
A. Circuit Description and Assumptions
The circuit schematic of the Class-E V S PA is given in Fig.1a .
For the analysis and derivations in this paper a number of assumptions are made:
• the only real power loss in the circuit occurs on load R • the switch (transistor) is loss-less, operating instantly with zero on-resistance and infinite off-resistance • the loaded quality factor (Q L ) of the series resonant circuit (L 0 and C 0 ) is high enough in order for the output current to be sinusoidal at the switching frequency • the duty cycle is 50% Fig.1b illustrates the switching behavior and the switch definition used here: in the time interval 0 ≤ t < π/ω the switch is closed and in the time interval π/ω ≤ t < 2π/ω it is opened. This switching action repeats itself with a period of 2π/ω.
B. Circuit Analysis
In the analysis, the current into the load, I R (t), is assumed to be sinusoidal. Note that theoretically this occurs only for infinite Q L of the series resonant network consisting of L 0 and C 0 . It is however a widely used assumption [1] - [6] that simplifies analysis considerably:
In the time interval 0 < t < π/ω, the switch is closed and hence the capacitance voltage V C (t) = 0 and the current through the capacitance I C (t) = C dVC (t) dt = 0. In this time interval, the switch current I S (t) is
where
In the time interval π/ω < t < 2π/ω, the switch is opened. Then, in the Class-E PA the current through capacitance C is
Relation (5) can be re-arranged in the form of a linear, nonhomogeneous, second-order differential equation
2 L 0 and C 0 seen in Figure 1 can be determined from the chosen loaded quality factor
which has as solution
where q = 1/(ω √ LC) and p = ωLI R /V DD . The coefficients C 1 and C 2 follow from the initial off state conditions,
It follows from (4) and (7) that V C (t) and I S (t) can be expressed in terms of V DD and ω only if ϕ, q, p and k are known. The variable k is already defined as a free variable that can take real numbers. The derivation of the three parameters ϕ, q and p is the next step in the derivation.
To derive expressions for the three unknowns so far, ϕ, q and p, three independent equations are required. For this, the two basic Class-E V S equations (1) and (2) can be used, together with some other equation. A suitable extra equation can be based on stationary behavior of Class-E V S PA: V L (t) = |constant| and V C (t) = |constant|. Working out the latter for stationary behavior yields
With (8), (1) and (2) three non-linear equations with unknowns ϕ, q, p and the free variable k are obtained. These three equations can be arranged in the same form:
Solving the non-linear set of the equations for ϕ, q and p is now more or less straightforward. For example, f 1 (p, q, ϕ, k) and f 2 (p, q, ϕ, k) can be used to solve p and ϕ in terms of q and k. If the obtained expressions for p(q, k) and ϕ(q, k) are substituted in f 3 (p, q, ϕ, k) it can be seen that f 3 (q, k) = 0 independent of q and k; which proves that the obtained expressions for p(q, k) and ϕ(q, k) are the analytical solution of the system of equations. For every real value q and k there is a solution for p and ϕ.
where, 
C. Design sets for Class-E V S operation
The results of the complex mathematical derivation of the (infinitely many) solutions leading to Class-E V S operation can be simplified considerably, yielding an easy-to-use design procedure for general Class-E V S PAs. In the previous subsection it was mentioned that p and ϕ both can be solved as a function of q and k; 
Fig. 2. Elements of the design set
Using the relations for ϕ, p, q and k, design sets
The expression for K L can be derived by using the fact that (with the assumption of an ideal switch) the conversion efficiency from DC power to AC power is 100%:
In this relation, I 0 is the average supply current:
Substitution of (10) and p in (9) yields
(11) Since p and ϕ both are functions of q and k, K L (q) is a function of e.g. only q and k. K C : K C follows directly from the definition of q and (11):
K P : An expression for K P as a function of p and q can easily be found using I R = 2P OU T /R and the definition of p:
K X : An analytical expression for K X can be derived using two fundamental quadrature Fourier components of V C (t).
The values for K L , K C , K P and K X are plotted in Fig.2 as a function of q for certain k values. K C for finite dc-feed Class-E V S (q=1.35,k=-1.5) is ≈ 2.1 times larger than for finite dc-feed Class-E (q=1.41,k=0) and ≈ 7.8 times larger than for RF-choke Class-E (q=0,k=0). The analytical design equations were verified with transient and periodic steady state (pss) simulations (Spectre) by using an (almost) ideal switch with very low on resistance (R ON << R). Good agreement in the waveforms are observed between simulations and the theory with a difference less than 4%, which is attributed to finite Q L =20 and non-zero R ON .
III. COMPARISON AND DESIGN EXAMPLE
A very important performance criteria for switching PAs is drain efficiency (η). In this section, we compare η for Class-E PA and Class-E V S PA by taking into account two crucial conditions in switching PA designs: a) the peak switch voltage must not exceed the switch (transistor) break-down voltage (V BD ), b) the switch output capacitance (C OU T ) must be smaller than C. Existence of a small switch on-resistance (R ON ) is assumed which causes a small power consumption (P cond ≈ I 2 RM S R ON ) but doesn't influence the voltage and the current waveforms 3 . Taking into account these assumptions, the drain efficiency can be expressed as 4 : Fig. 3 . Loss-factors (a) (
) for limited size transistor Class-E V S and (b) (
where,
and β = R ON C OU T . (15) is derived from (14) with the assumption that C OU T = C. In (14), the term F I /K C is dependent on the tuning strategy and the terms β 2 and ω 2 are dependent on the transistor technology and the design specs respectively. Therefore, it is possible to compare the drain efficiency of Class-E V S and Class-E PAs by using (15) and (14) assuming that the technology and the design specs are the same. For the designs where the device size is limited 5 to well below the theoretical maximum size C (14) can be used to evaluate the drain efficiency whereas for the designs for which the device size can be chosen freely large (15) can be used for drain efficiency comparison.
In Fig.3 , the loss-factors (
for Class-E V S are plotted for 0.65 < q < 1.7 and k = −1.5, 1.5 and k = 0 (Class-E). It is seen in Fig.3a that the loss factor F 2 I F 2 V /K P for limited device case is the lowest for k = 0 (Class-E). For the case in which the optimal transistor size is freely chosen, k = −1.5 (Class-E V S ) has 19% lower loss factor (F 2 I /K C ) than k = 0 (Class-E). The conclusions derived from Fig.3 are verified by simulating (Spectre) three PAs designed in 90nm CMOS technology. The condition b) and C = K C /(ωR) show that the maximum allowed switch (transistor) size decreases as ω increases. As it is given in Table 2 , in the second column a Class-E PA is designed at a very high frequency on purpose so that C is totally made from the switch (transistor) output capacitance. A Class-E V S PA operating at the same frequency is designed as seen in the third column of Table 2 . Since Class-E V S PA has a higher C (2.1 times) a larger transistor width (2.1 times) is used thus a higher η is obtained as seen in Table 2 ; which is supporting the theoretical result given in (15). In the third column, the switch (transistor) for Class-E V S PA is reduced to the same size as Class-E PA and lower efficiency than Class-E PA is obtained; which is supporting the theoretical result in (14).
IV. CONCLUSION In this paper, we have presented the analytical solution for Class-E V S PA with finite dc-feed inductance. Based upon the analytical solution, analytical design equations for Class-E V S PA with finite dc-feed inductance are given; which expands the design space of switching PAs. The given design equations were verified with simulations.
The tolerance to the switch (transistor) output capacitance for Class-E V S PA with finite dc-feed inductance can be ≈ 2.1 times more than Class-E PA with finite dc-feed inductance and ≈ 7.8 times more than Class-E PA with RF-choke. Therefore, in Class-E V S PA larger switch (transistor) can be used hence higher drain efficiency than Class-E PA can be obtained.
